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A new kind of a decision diagrams are presented: its nodes correspond to all types of nonsingular
expansions for groups of input variables, in particular pairs. The diagrams are called the Linearly
Independent (LI) Decision Diagrams (LI DDs). There are 840 nonsigular expansions for a pair of
variables, thus 840 different types of nodes in the tree. Therefore, the number of nodes in such (exact)
diagrams is usually much smaller than the number of nodes in the well-known Kronecker diagrams
(which have only single-variable Shannon, Positive Davio, and Negative Davio expansions in nodes). It
is usually much smaller than 1/3 of the number of nodes in Kronecker diagrams. Similarly to Kronecker
diagrams, the LI Diagrams are a starting point to a synthesis of multilevel AND/OR/EXOR circuits
with regular structures. Other advantages of LI diagrams include: they generalize the well-known
Pseudo-Kronecker Functional Decision Diagrams, and can be used to optimize the new type of PLAs
called LI PLAs. Importantly, while the known decision diagrams used AND/EXOR or AND/OR bases,
the new diagrams are AND/OR/EXOR-based. Thus, because of a larger design space, multi-level
structures of higher regularity can be created with them. This paper presents both new concepts and new
efficient synthesis algorithms.
Keywords: Decision diagrams; Technology mapping; Regular layout; FPGA mapping; Nonsingular
expansion; Multi-level synthesis

INTRODUCTION
It has been known for few years that the Linearly
Independent Logic (LI) [7 – 9,15,20,22,23,24,26,30] can
potentially create circuits that are superior in terms of the
number of gates, speed, area and testability to canonical
AND/EXOR circuits (both two- and multi-level) [10,11].
The concepts of LI logic have been also used for image
processing [16] and encoding [1]. Similarly to the Reed –
Muller (RM) logic [36 – 45] that is a special case of the LI
logic, the circuits realized using LI logic are obtained by
repetitive expansions of a logic function. Unlikely to RM
logic, however, where there are only three expansion types
for a variable; Shannon (S), Positive Davio (pD), and
Negative Davio (nD) [39], the LI logic uses more
expansion types for sets of variables, and the number of
such expansions is very high even for two variables.
The reason why the LI-logic-based circuits are most
often much smaller and never worse than RM-logic-based
circuits is simply because they include all canonical

AND/EXOR circuits as their special cases, operating in a
much larger design space. The circuits generated using LI
logic are obtained by expansions with respect to certain
nonsingular matrices representing “basis functions”.
These expansions are called therefore the nonsingular
expansions. Unfortunately, no efficient algorithms for the
calculation of all nonsingular expansions of LI logic have
been so far created. The approach from Ref. [26] only
outlined efficient approaches for limited types of
nonsingular expansions, but no detailed synthesis
algorithms were presented. Paper [7] presented a “fast
transform” method to find a single expansion for certain
polarities of variables, but still the problem of selecting the
best polarity (and thus, the best expansion) among all
polarities of two-variable nonsingular expansions was not
discussed. Therefore, although there exist fast transforms
(expansions), still no methods are known to select a good
one among a huge number of such transforms. (Applying
“fast” transforms successively for all possible polarities
would be extremely inefficient and thus have been not
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FIGURE 1

Standard and multi-variable expansion trees.

proposed.) In conclusion, LI logic despite having a high
potential as a powerful generalization of Reed –Muller
logic, has not been proven to be practically useful because
there were no efficient circuit minimization techniques
developed for it.
In this paper, we will develop a general approach to
create various types of LI circuits. However, the
algorithms for expansion selection will be restricted here
to pairs of variables in expansions, similarly to [7].
For the first time, however, it will be presented how
good-quality polarities of expansions can be found quite
efficiently. Second section will present the very idea of
expansions for groups of variables as the generalization to
well-known expansions. In the third section we introduce
the nonsingular expansions. We illustrate an example of a
LI Universal Logic Module with two control variables
(corresponding to a node of a tree) and present a theory
how to compute the expansion “data input functions” (DI
functions, for short) for such two-variable nodes. These
expansions are calculated repeatedly in the process of tree
creation. Fourth section introduces the LI Trees, and fifth
section introduces the LI Decision Diagrams and the LI
Forms. Sixth section presents approximate algorithms for
the generation of various types of LI Decision Diagrams
for multi-output functions. Seventh section describes
general principles of creating algorithms to select, for a
given set of expansion variables, good polarities (i.e. basis
functions) for nodes at a given level of the diagram. Eighth
section presents an example of such an exhaustive exact
algorithm for completely specified functions, and ninth
section presents an approximate algorithm for incompletely specified functions. The algorithm becomes more
efficient when the function is weakly specified. Tenth
section concludes the paper.

NEW TYPES OF DIAGRAMS FOR
MULTI-VARIABLE EXPANSION NODES
Figure 1a shows a standard tree obtained for single
expansion variables in nodes. Every level corresponds to a
single variable, and every node denotes a single-variable
(standard) expansion: Shannon, Positive Davio or
Negative Davio. Figure 1b shows the new tree obtained
for pairs of expansion variables in levels. Every level
corresponds to a pair of variables, and the sets of variables
in levels are not overlapping. Every node is a two-variable
expansion. It can be shown using the methods outlined
below that the total number of such expansions for two

FIGURE 2 Simplified hierarchy of decision diagrams.

variables equals 840. Thus, there are 840 types of nodes in
the tree. We will call this tree a LI decision tree, because
LI logic is used to create all possible expansion types.
Obviously, as shown in the trees, the forms obtained
from flattening of the LI tree for four variables have at
most 16 terms (leafs), the same number of leafs as the
forms obtained from the standard tree. However, the
product terms are no longer products of literals, but of
arbitrary functions of two variables; for instance a single
term ða þ bÞðc%dÞ corresponds to four product terms,
 bcd; bcd;
 of the standard tree. Thus, the new
acd; acd;
forms are three-level and not two-level, and have on
average a much smaller number of terms. However, these
forms allow to create circuits that are as regular as for the
standard forms, allowing to generalize the concept of a
PLA.
A simplified hierarchy of decision diagrams that
includes our new diagrams is shown in Fig. 2. It shows
BDDs with single-variables, one-node-type expansions as
the narrowest category, next the Kronecker Decision
Diagrams with single-variable, three types of node
expansions as a broader concept, next the two-variable
LI DDs with 840 node types for pairs of variables, and
finally, the LI Decision Diagrams with arbitrary sets of
variables in groups (arbitrary sizes of sets, overlapping or
not) as the broadest type of decision diagrams. In addition,
similarly as in standard diagrams, one may allow to have
any combination of expansion types in level nodes, thus
leading to “Pseudo-Kronecker type” of the LI diagrams.
“Mixed-variable” LI diagrams can have levels corresponding to groups of variables of various sizes. Detailed
families of diagrams can be described similarly as it was
done in literature for single variables.
LI logic [20,26] allows to uniquely derive data
functions SFi for universal expansion modules from the
original function f ðx1 ; x2 ; . . .; xn Þ; assuming given sets of
LI functions (basis functions, LI functions) of m variables
ðm # nÞ: We will review these methods briefly below. We
create a 2m £ 2m matrix M with rows corresponding to
minterms (for a subfunction SF with m variables we have
2m rows). The columns correspond then to the basis
functions. A “1” in the intersection of a column i and row j
means that function i covers minterm j. Any subset of
columns should be LI with respect to EXOR operation (i.e.
columns are bit-by-bit exored). If a set of 2m columns is LI
then matrix M is nonsingular and there exists one and only
one matrix M 21 ; inverse to M with respect to the exoring
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 and f 1 ¼
 and f A ¼ A;
functions as: f AþB ¼ A þ B; f B ¼ B;
1: Now our goal is to find the unknown “data functions”
SF i ðC; DÞ :
 B ðC; DÞ
f ðA; B; C; DÞ ¼ðA þ BÞSF AþB ðC; DÞ%BSF
ð2:1Þ
 A ðC; DÞ%SF 1 ðC; DÞ
%ASF
FIGURE 3 Function f ðA; B; C; DÞ to Example 2.1.

operation. In such case, the family of Boolean functions
corresponding to the columns will be called the “linearly
independent family of Boolean functions” (or a set of LI
Boolean functions, or a LI set, called also the basis
functions [3,24,26]). Here, we will call them LI functions,
for short. The matrix will be called a nonsingular matrix,
and the data input functions SFi will be called the DI
functions.

Now, in order to calculate the equations of the unknown
functions SF i ðC; DÞ from Eq. (2.1) as some functions on
variables C and D, we will compare the expansions for all
possible combinations of values of A and B. This will lead
to a set of linear logic equations, which after solving will
give the values to the unknown functions SF i ðC; DÞ:
Thus comparing the two expansions for f ðA; B; C; DÞ
from Fig. 3 we have:


 þ DÞ%ABðC%DÞ%A
 DÞ%ABð

A BðC
BðC
CDÞ
 B ðC; DÞ
¼ðA þ BÞSF AþB ðC; DÞ%BSF
 A ðC; DÞ%SF 1 ðC; DÞ
%ASF

THE NONSINGULAR EXPANSION
To introduce the ideas of LI logic in a tutorial approach,
we will first present a simple example of a nonsingular
expansion.
Example 2.1 Given is function f(A,B,C,D ) from Fig. 3.
Let us assume that we want to find a certain expansion
of this function with respect to variables {A; B}: As the
first step, we create an auxiliary equation based of
standard Shannon expansion with respect to cofactors of
variables A, B. This expansion uses the standard cofactors:
f A B ðC; DÞ; f AB
 ðC; DÞ; f AB ðC; DÞ; f AB ðC; DÞ: All these
cofactors are calculated from the initial function
f ðA; B; C; DÞ: Thus we can write:
 AB
 AB ðC; DÞ
 A B ðC; DÞ%ABf
f ðA; B; C; DÞ ¼A Bf
 ðC; DÞ%ABf
%ABf AB ðC; DÞ
 ðA; B; C; DÞjA¼0;B¼0
¼A Bf
 ðA; B; C; DÞjA¼0;B¼1
%ABf
 ðA; B; C; DÞjA¼1;B¼0
%ABf
%ABf ðA; B; C; DÞjA¼1;B¼1

 þ DÞ%ABðC%DÞ%A
 DÞ

¼A BðC
BðC

%ABðCDÞ
(after inserting the values of cofactors (rows) of the Kmap
from Fig. 3).
Next, we will show how to find the nonsingular
expansion of this function for the given “basis functions
on variables” A and B. Here, we arbitrarily select basis

By substituting in the above equation A ¼ 0; B ¼ 0; we
get the following Eq. 2.1.1 for cofactor f A B ðC; DÞ :
ðC þ DÞ ¼ f A B ðC; DÞ ¼ SF B %SF A %SF 1

ð2:1:1Þ

By substitution A ¼ 0; B ¼ 1; we get the following
Eq. 2.1.2:
ðC%DÞ ¼ f AB
 ðC; DÞ ¼ SF AþB %SF A %SF 1

ð2:1:2Þ

By substitution A ¼ 1; B ¼ 0; we get the following
Eq. 2.1.3:
 ¼ f AB ðC; DÞ ¼ SF AþB %SF B %SF 1 :
ðC DÞ

ð2:1:3Þ

By substituting A ¼ 1; B ¼ 1; we get the following
Eq. 2.1.4:
 ¼ f AB ðC; DÞ ¼ SF AþB %SF 1 :
ðCDÞ

ð2:1:4Þ

The last four equations for cofactors f A i B j ðC; DÞ can be
rewritten to the matrix form of equation:
3
3 2
32
2
SF AþB ðC; DÞ
CþD
0 1 1 1
7
7 6
76
6
6 1 0 1 1 76 SF B ðC; DÞ 7 6 C%D 7
7
7 6
76
6
ð2:1:5Þ
7¼6
76
6
 7
7
6 1 1 0 1 76 SF A ðC; DÞ 7 6 CD
5
5 4
54
4

SF 1 ðC; DÞ
CD
1 0 0 1
where we denoted:
3 2
3
2
f A B ðC; DÞ
CþD
7 6
7
6
6 f AB
ðC; DÞ 7 6 C%D 7
7 6
7
6 
7¼6
6
 7
7
6 f AB ðC; DÞ 7 6 C D
5 4
5
4

f AB ðC; DÞ
CD
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FIGURE 4 Universal nonsingular expansion module for basis functions from Example 2.1, applied to the function from Fig. 3. The data functions
 and 1 is shown in a dotted rectangle.
 A;
SF AþB ; SF B ; SF A ; and SF 1 are from left, and the universal module for basis functions A þ B; B;

Denoting the vector of cofactors by FV and the vector of
data functions by CV, the matrix Eq. (2.1.5) can be
described in the short form:
M £ CV ¼ FV
Therefore, M 21 £ FV ¼ CV which in full form is:
3 2
3
32
2
f A B ðC; DÞ
SF AþB ðC; DÞ
1 1 1 1
7 6
7
76
6
6 0 0 1 1 76 f AB
ðC; DÞ 7 6 SF B ðC; DÞ 7
7 6
7
76 
6
7¼6
7
76
6
6 0 1 0 1 76 f AB ðC; DÞ 7 6 SF A ðC; DÞ 7
5 4
5
54
4
f AB ðC; DÞ
SF 1 ðC; DÞ
1 1 1 0
Now, that the unknown data input functions SF i have
been found, they are substituted into the nonsingular
expansion (2.1) to create the expansion formula (2.2). The
coefficients SF i ðC; DÞ are taken from the above vector CV.
From Fig. 3, the function F can be represented by a vector

 ðCDÞ:
FV T ¼ ½ðC þ DÞ ðC%DÞ ðCDÞ
Thus vector CV
2
1 1 1
6
60 0 1
6
6
60 1 0
4
1 1 1

is:
1

32

ðC þ DÞ

3

2

SF AþB

76
7 6
6 ðC%DÞ 7 6 SF B
17
76
7 6
¼6
76
 7
7 6 SF A
1 76 ðC DÞ
54
5 4

ðCDÞ
SF 1
0

3
7
7
7
7
7
5

Substituting and simplifying we obtain CV:
3
3 2
2


ðC þ DÞ
ðC þ DÞ%ðC þ DÞ%ðCDÞ%ð
CDÞ
7 6
7
6


7 6 ðC%DÞ 7
6
ðCDÞ%ð
CDÞ
7
7 6
6
7¼6
6
 7

7 6 ðC DÞ
7
6
ðC%DÞ%ðCDÞ
5
5 4
4

ðCÞ
ðC þ DÞ%ðC%DÞ%ðC DÞ

Then, substituting values from CV to Eq. (2.1), the
Eq. (2.1) obtains the form:

f ðA; B; C; DÞ ¼ ðA þ BÞðC þ DÞ%BðC%DÞ
ð2:2Þ
 DÞ%1ðCÞ

%AðC
Concluding, we were able to expand the original
function with respect to four basis functions on variables
A, B. We will call these functions (in our case, functions
 and 1), the Linearly Independent Func A;
A þ B; B;
tions, since the columns corresponding to them in matrix
M are LI with respect to the operation of EXOR-ing
columns.
Observe, that a unique expansion was possible because
the set of equations had exactly one solution, which is
equivalent to matrix M being nonsingular. Hence, the
name “nonsingular” used for our expansion.†
The nonsingular expansion with functional coefficients
from Example 2.1 is realized using an “universal logic
module” with control variables A, B (shown in Fig. 4). We
call it an universal logic module, because similarly to a
multiplexer with control inputs A and B, all functions of
two variables can be realized with this module using
constants on its data inputs.‡
 B;
 ðA þ BÞ; 1}
This way, for the set of LI functions {A;
there exists only one nonsingular expansion specified by
its matrix M 21 : The module from Fig. 4 is a generalization
of the universal modules: for Shannon Expansion (a
multiplexer), for positive Davio Expansion (an AND/EXOR
gate), and for negative Davio Expansion (an AND/EXOR/
NOT gate with inverted control variable).
Let us observe that formula (2.2) describes only one of
the 840 nonsingular expansions for the pair of variables A,

†
Moreover, our method of solving this example can be generalized to arbitrary sets of LI functions. Such matrices can be nonsingular, or singular.
Expansions for singular matrices produce sets of solutions of data functions, the best of which are selected using some additional criteria. The method
does not require calculating matrix M.
‡
Obviously, the solution from Fig. 4 is not minimal, even assuming the use of LI universal modules. This example has been created to clearly illustrate
all principles and matrix calculations. In general, we do not claim that our circuits are always best, only that they are not worse than those obtained from
Pseudo-Kronecker diagrams for single variables. The advantages of such circuits become clear for large functions, because of their highly regular
realizations with predictable timing, [12,14,25,28,31,32,35].
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B [7,24] and thus, 840 different universal modules. (All
these universal modules are similar and can be realized by
a single switchable universal module). In general, any set
of one, two, three, or four variables out of set {A,B,C,D}
can be selected for the first level expansion of a tree. So,
there are very many different trees representing successive
expansions. Even if the problem of fast calculating of a
single particular expansion was solved, the more
important problem remains: how to select the best one
of all the nonsingular expansions (or the best of
nonsingular expansions of certain kind). This problem is
difficult, because there are very many such expansions
[24]. Here our approach will be to modify some methods
known from the Reed – Muller (AND/EXOR) logic, which
is a special case of the LI logic. First, we will formally
define the representations of Boolean functions that will
be next used in functions’ optimization.
Now we will adopt the fundamental theorem of LI logic
to a special case of binary nonsingular matrix M. Let us
denote the vector of cofactors with respect to variables
{x1 ; . . .; xm } by FV. CV denotes the vector of coefficients
for some given canonical forms represented by nonsingular M. Given is an arbitrary LI set of 2m Boolean
functions fi of m variables. This set can be represented as a
2m £ 2m nonsingular matrix M with basis functions fi as
columns, i ¼ 0; . . .; 2m 2 1:
Theorem 1 Given is a function Fðx1 ; . . .; xm ; . . .; xn Þ
such that the set of input variables {x1 ; . . .; xn } properly
includes the set {x1 ; . . .; xm }: There exists an unique
expansion
Fðx1 ; . . .xn Þ ¼f 0 ðx1 ; . . .; xm ÞSF 0 ðxmþ1 ; . . .; xn Þ
%f 1 ðx1 ; . . .; xm ÞSF 1 ðxmþ1 ; . . .; xn Þ

ð2:4Þ

%. . .%f 2n 21 ðx1 ; . . .; xm ÞSF 2n 21 ðxmþ1 ; . . .; xn Þ
where functions fi are the given basis LI functions of m
variables, and the coefficient functions SFi are the “data
input functions” of the remaining input variables and are
determined from the coefficient vector CV ¼ M 21 £ FV,
where FVðxmþ1 ; . . .; xn Þ is a vector of all 2m cofactors of F
with respect to variables from the set {x1 ; . . .; xm }:
Proof Omitted. The proof is a formalization of the
general case of applying the method for solving the EXOR
logic equations, applied in the example. It is space
consuming but straightforward. The method as presented
in the example works for any basis LI functions as the
columns of a nonsingular matrix M.
We will call Eq. (2.4), the nonsingular expansion with
functional coefficients f i ðx1 ; . . .; xm Þ; i ¼ 0; . . .2n21 : This
is a unique expansion for the set of variables x1 ; . . .; xm and
the set of functional coefficients. Thus, the data input
functions on variables xmþ1 ; . . .; xn for given basis LI
functions of matrix M are uniquely determined by
expansion (2.4). This means that this expansion can be
used to create canonical trees. These trees are called LI
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trees and will be introduced in the next section. Of course,
separation of input variables to sets {x1 ; . . .; xm } and
{xmþ1 ; . . .; xn } influences the final implementation cost.
The important problem of finding good sets is not
discussed here. A

LINEARLY INDEPENDENT TREES
Now when we understand that the basic concept of the
nonsingular expansion, we can build the theory around all
nonsingular expansions in exactly the same way as the RM
logic is created based on Shannon and Davio expansions:
we first introduce trees, then the decision diagrams
constructed from the trees, and finally the flattened forms
obtained from the diagrams. Thus, here we use the plan of
RM logic (which is a special case of the LI logic) to build
the entire body of LI structures, circuits and the respective
synthesis/optimization methods. The creation of diagrams
from trees is, however, more complex, so it is deferred to
the next section.
Let us recall that the (standard) Kronecker Tree has
levels that correspond to single (input) variables. Only one
of the three types of binary expansions (S, pD and nD) is
used in every level of the tree [41]. Kronecker Trees are
quite useful to obtain high-quality multi-level circuits by
replacing their nodes with respective gates (such as
multiplexer realizing the Shannon expansion node). They
can be also generalized to Pseudo – Kronecker Trees
[6,21,38] that lead to even better (i.e. smaller, faster)
circuits. The decision diagrams are next created from such
Kronecker or Pseudo-Kronecker trees by applying
reduction transformations to pairs of nodes of such trees.
It can be observed, however, that a powerful
generalization is possible when in the trees one way
allow to have nodes for sets of variables, instead for single
variables only. These sets of variables will be called
blocks. The concept of an “expansion tree” is now
generalized, and the tree is no longer a binary tree but has
multi-variable nodes (many children of a node rather than
just two). Moreover, arbitrary nonsingular expansions
are now allowed in the nodes. The number of such
expansions is very large, even for small blocks of grouped
variables. For instance, let us observe that in the case of
two successive levels of a (standard) Kronecker Tree,
there are three nodes for a pair of variables, and each level
can have S, pD or nD expansion. Thus, the total number of
expansions for a pair of variables in the Kronecker tree is
3·3 ¼ 9: In contrast, there are 840 various nonsingular
expansions for a pair of variables in a LI tree. (The total
number of expansions for a pair of variables on the top of
the Pseudo-Kronecker tree is 33 ¼ 27 because the
expansions can be mixed in levels.) These simple
calculations demonstrate the power of the concept of
expansions for pairs of variables.
The new type of a tree introduced here will be called the
Linearly Independent Kronecker Tree (LIKT). It is a
special case of a general LI Tree. A LI Tree is a tree that
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uses any nonsingular expansions in nodes in a tree level,
and any orders of variables, possibly repeated.
Definition 2 The LI Kronecker Tree (LIKT) is a tree
with multi-variable expansion nodes, created as follows:
(1) The set of n input variables is partitioned into a set of
disjoint and nonempty subsets Sj, such that the union of
all these subsets forms the initial set. (This is a partition
of the set of input variables). The subsets are called
blocks. In the case that each block includes just a single
variable, the LIKT reduces to its special case of the
well-known Kronecker Tree. If there is only one block
that includes all variables, the tree reduces to the
special case of a nonsingular form [23,24,26]
(called also the LI form or the orthogonal form).
(2) The sets (blocks) are ordered, each of them
corresponds to a level of the tree.
(3) For every level, if the block involves a single
variable, the type S, nD, or pD expansion is selected
for all its nodes. If the block is multi-variable, one
nonsingular expansion polarity is selected for the
nodes of the tree at the tree level corresponding to
this block. For the block with n variables there are 2n
children nodes of a node.
In LIKTs created for paired input variables the set of all
input variables is thus partitioned to several disjoint
blocks, each corresponding to a level of the tree. For every
block with a single variable, the corresponding expansions
are for only three types: S, pD and nD. However, for a
block with two variables there are 840 nonsingular
expansions and 840 matrices M. Therefore, for the twovariable nodes there are 840 types of nodes, called LI(2)
nodes (expansion types). Each of the expansion types has
four columns in matrix M, so that the expansion types will
be denoted by LI(2)-[n 1,1, n2,1,n3,1,n4,1],. . .,LI(2)[n1,840,n2,840,n3,840,n4,840], or by their basis matrices M,
shown below. Thus, in LI(2)-[n1,i,n2,i,n3,i,n4,i] the number
nj,i is a natural number corresponding to the binary vector
of the j-th column of the i-th matrix M. This number is
read with the bottom row as the least significant bit. In this
way, the (expansion polarity) matrix
3
2
1 0 1 0
7
6
61 0 0 17
7
6
M¼6
7
61 1 1 17
5
4
1 1 0 1
is represented as a vector of four natural numbers, each
corresponding to one LI function, being a column of M,
starting from the left, and denoted by LI(2)-[15,3,10,7].
The name “polarity” comes from standard Reed –Muller
logic, where it describes a variable or its negation
consistently taken in an expansion. It has been generalized
there to three polarity matrices, corresponding to all nonsingular 0– 1 matrices for a single variable: Shannon,

Positive Davio and Negative Davio. Here, the situation is
much more general, and the polarity for a group of
variables is a set of functions on these variables. It will be
called the “basis matrix”. Because, however, it plays the
same role as polarity in Reed –Muller logic, it can also be
called the “polarity matrix”. This way, there are as many
expansion types as basis matrices. All these matrices are
non-singular.
Definition 3 Linearly Independent Forms (LI Forms)
are obtained by flattening the LI Trees. Flattening has the
following stages:
1. Find all branches of the tree that lead to constant 1 in
terminal nodes.
2. For each such branch make an ordered product term by
multiplying the expressions from the edges in the
branch.
3. Make an EXOR of these terms.
In other words, flattening to LI forms corresponds to
using recursively the flattening rule aðb%cÞ ¼ ab%ac
and rules a%0 ¼ a; a·0 ¼ 0 and a·1 ¼ a of Boolean
algebra to the tree expressions. An example of LI Form
and how it was obtained by flattenings will be presented in
Example 5.3.
Observe, that there exist two combinational problems
that have to be solved for such trees: variable pairing and
pair ordering. In the more general case of trees with both
single-variable and pair-variable nodes, there exists also
the problem of partitioning to pairs and single variables.
These problems are not a subject of this paper.
LINEARLY INDEPENDENT DECISION
DIAGRAMS AND FORMS
Definition 4 (Reduced) LI Decision Diagrams (LI
DDs) are created from respective types of LI trees by:
(p1) combining isomorphic nodes of any kind, [5],
(p2) performing standard Ordered Kronecker Functional Decision Diagram (OKFDD) transformations [5]
on S, pD and nD nodes,
(p3) performing generalizations of standard Ordered
Kronecker Functional Decision Diagram (OKFDD)
transformation [5] on multi-variable nodes. These
generalized transformations remove any node that
evaluates to its single argument.
Let us explain the transformations from (p3). We say
that a node evaluates to a single argument function H i;
when after the following stages:
1. Substitute in the expression describing the expansion
of the node the data input functions being constants by
these constants.
2. (Constant propagation and Boolean simplification)
Simplify this expression using recursively standard
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FIGURE 5 Example of a LIKT with blocks {x1 }; {x2 ; x4 }; and {x3 }:

Boolean algebra rules: A0 ¼ 0; A1 ¼ A; A þ 0 ¼ A;
 ¼ B:
A þ 1 ¼ 1; A þ A ¼ A; AB þ AB
the expression becomes Hi.
Observe that in this transformation only those multivariable nodes should be evaluated that their formulas
include as arguments some logic constants and/or repeated
signals H i :
For instance, the following examples illustrate the
concept of evaluation:
 1 %abH 1 evaluates to H 1
 1 %abH 1 %abH
Formula a bH
 2 %bH 2 evaluates to H 2
Formula a b0%ab0%bH
Formula ab0%a0%b0%H 3 evaluates to H 3
The above method of creating the reduced LI DD is a
generalization of the standard RM logic simplification
rules for S, pD and nD nodes that are applied to create the
OKFDDs. Two nodes that evaluate to the same arguments
become isomorphic nodes and as such are combined in a
standard way known from the way how DDs are created
from trees in RM logic.
Definition 5 The Linearly Independent Kronecker DDs
are created from LIKTs as described in Definition 4.
Definition 6 The Linearly Independent Kronecker
Forms are the forms created by flattening of the LIKTs,
(or the Linearly Independent Kronecker DDs ), where the
flattening operation is defined in Definition 3.
The LI Forms are no longer realized in two-level
circuits, as is the case of the flattened circuits obtained
from AND/EXOR trees and circuits. The LI forms have
three levels: the first (from output) level are EXOR gates,
the second are AND gates and the third are arbitrary
Boolean functions defined on blocks of variables. The
problem of the best selection of these functions is the
subject of this paper. The LI Kronecker Forms can be

implemented in a three-level circuit called a LI PLA, with
ordered pairs of input variables for third level. An example
of such a LI PLA will be given in Example 5.3.

Example 5.1 Figure 5 shows an example of the LIKT.
The first level of the tree has Positive Davio expansion for
variable x1. It creates an expansion:
f ðx1 ; x2 ; x3 ; x4 Þ ¼ f 0 ðx2 ; x3 ; x4 Þ%x1 f 2 ðx2 ; x3 ; x4 Þ;
where f 2 ðx2 ; x3 ; x4 Þ ¼ f 0 ðx2 ; x3 ; x4 Þ%f 1 ðx2 ; x3 ; x4 Þ and
f 0 ðx2 ; x3 ; x4 Þ; f 1 ðx2 ; x3 ; x4 Þ are, respectively, the negative
and positive cofactors of f with respect to input variable x1
The second level has LI(2)-[15,3,10,7] expansion for
the set of LI functions on variables {x2,x4} and the third
level has Shannon expansions for variable x3.
The expansion of the node LI(2)-[15,3,10,7] is
described by the following formula:
f 0 ðx2 ; x3 ; x4 Þ ¼SFðf 0 Þ1 ðx3 Þ%x2 SFðf 0 Þx2 ðx3 Þ
% x 4 SFðf 0 Þx 4 ðx3 Þ
% ðx2 þ x4 ÞSFðf 0 Þðx2 þx4 Þ ðx3 Þ

ð5:1Þ

where notation SFðf i ÞLIj ðXÞ denotes data function SF LI j ;
with arguments from the set X of variables, applied to the
argument function f i : The function in the subscript is thus
a basis function of the expansion. SF LI j is one of the data
input functions from the expansion basis matrix M,
corresponding to the basis function from its subscript. (In
our case, these are functions 1; x2 ; x 4 ; and x2 þ x4 : Also, in
our case X ¼ {x3 }). Formula (5.1) is a specialization of
the nonsingular expansion (2.4) applied to cofactor
function f 0 ðx2 ; x3 ; x4 Þ as Fðx1 ; . . .xn Þ; and with expansion
variables x2 ; x4 in the LI functions. Subfunctions SFi of the
remaining variable x3 are calculated for the cofactor
function f 0 (so they are denoted as functions
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FIGURE 6 A “mixed-variable” LI Kronecker Decision Diagram for function from Example 2.1. Level 1 corresponds to a pair of variables {A; B}; level
2 to a single variable C and level 3 to a single variable C. Because in every level expansion types are the same, this is a “Kronecker” type of diagram.

SFðf 0 Þ1 ; SFðf 0 Þx2 ðx3 Þ; SFðf 0 Þx 4 ðx3 Þ; SFðf 0 Þðx2 þx4 Þ ðx3 Þ in this
particular LI(2)-[15,3,10,7] expansion).
Example 5.2 A LI Kronecker Decision Diagram created
from a LIKT corresponding to the expansion from
Example 2.1 (and the circuit from Fig. 4), is shown in Fig.
6. It was obtained by combining isomorphic nodes.
Now we will generalize LIKTs and LI Kronecker DDs
for multi-output functions and “pseudo” data structures. LI
“Pseudo” DDs generalize the Pseudo-Kronecker DDs [6,38].
LI Kronecker DDs for Multi-output Functions
Definition 7 A Single-Polarity Nonsingular Expansion
for a multi-output function is a vector of Nonsingular
expansions for its component single-output functions; all
of these expansions have the same polarity.
Definition 8 A Multi-Polarity Nonsingular Expansion
for a multi-output function is a vector of nonsingular
expansions for its component single-output functions,
each of them can have different polarity.
Thus, for LI Kronecker DDs for a two-input, threeoutput function, the Polarity Vector of a Single-Polarity
Nonsingular Expansion is described by four natural
numbers (columns from matrix M, as before), and the
Polarity Vector of a Multi-Polarity Nonsingular Expansion
is described by 3·4 ¼ 12 natural numbers. Observe, that in
the special case of a multi-output Generalized Reed –
Muller (GRM) expansions (realized in multi-variable
nodes), Definition 7 is in accordance with the definition of
multi-output GRM forms from Ref. [47], which we will
call the single polarity GRMs. Definition 8 is in
accordance with the definition of multi-output GRM
forms from Ref. [4] which we will call the multi polarity
GRMs. Obviously, the minimal DD (or minimal form)
obtained with the expansions for multi polarity GRMs is

therefore smaller than the one with expansions for single
polarity GRMs. There are, however, some advantages of
considering single polarity GRMs. They include: faster
algorithms, and simpler circuits to create the polaritydefining functions. In case of AND/EXOR forms, these
circuits are only invertors in the input level so that these
invertors practically do not count to the cost of the
realization. However, for general LI circuits, these circuits
constitute higher fractions of the total circuit costs, so it is
reasonable to assume that for some types of gate/layout
realizations the polarities (and their corresponding
circuits) are the same for each output function.
Definition 9 A single-output Kronecker DD is
specified by a Single-Output Polarity List
{½variableblock1 ; expansion polarity1 ; . . .;
½variableblockr ; expansion polarity}
that associates polarities with blocks.
A multi-output Kronecker DD for a function with k
outputs is specified by a Multi-Output Polarity List
{½variableblock1 ; expansion polarity1;1 ; . . .;
expansion polarity1;v ; . . .; expansion polarity1;k ; . . .. . .
½variableblockr ; expansion polarityr; 1; . . .;
expansion polarityr.;v. ; . . .; expansion polarityr;k };
that associates polarities with blocks, for each output
function separately.
LI Pseudo-Kronecker DDs for Multi-output Functions
Definition 10 The LI Pseudo-Kronecker DD is defined
similarly as the LI Kronecker DD; the only difference is
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Decision Diagrams are defined as flattened forms of
respective DDs. Because in case of Pseudo-Kronecker
DDs every node can have a different polarity, Definition 7
does no longer apply to Pseudo-type representation of
multi-output functions. Polarity lists as for Kronecker
DDs are no longer created for Pseudo-Kronecker DDs
because of the total freedom of expansion selection for
their levels. The name LI DD will be generic to all kinds of
LI DDs (LI-Kronecker, LI Pseudo-Kronecker, LI Mixed,
LI Ordered, LI Free, etc. [29]).

FIGURE 7 Six-input, two-output function to Example 5.3.

that in every level, any combination of expansions can be
used.
For instance, in LIKDD the expansion LI(2)-[15,3,10,7]
is used in the entire level of variables’ block {x7 ; x8 }; and in
LIPKDD expansions LI(2)-[15,3,10,7], LI(2)-[5,8,10,12],
and LI(2)-[3,5,8,15] are mixed in a level. An example of
LI DDs will be given in Example 5.3 below.
The relation between the LI Pseudo-Kronecker DD and
the LI Kronecker DD is exactly the same as the relation
between the Pseudo-Kronecker DD and the Kronecker
DD. Similarly, as the Linearly Independent Kronecker
Forms and the LI Kronecker Decision Diagrams, the LI
Pseudo-Kronecker Forms and the LI Pseudo-Kronecker

FIGURE 8

Definition 11 By a Shared Ordered Linearly Independent Decision Diagram (SOLIDD), we will understand an
LI Decision Diagram that is Shared and Ordered in the
same sense as BDDs are shared and ordered. A Shared
Linearly Independent Kronecker Decision Diagram
(SLIKDD) is a Shared LI Kronecker DD. A Shared
Linearly Independent Pseudo-Kronecker Decision Diagram (SLIPKDD) is a Shared LI Pseudo-Kronecker DD.
A Shared Ordered Linearly Independent Pseudo-Kronecker Decision Diagram (SOLIPKDD) is an ordered
SLIPKDD.
After defining trees, diagrams, and LI PLAs, let us
illustrate them by one comprehensive example.
Example 5.3 Given is a six-input, two-output function G,
H(a, b, c, d, e, f ) from Fig. 7.
The respective LI Pseudo-Kronecker DDs for blocks
{a,b},{c,d},{e,f} is shown in Fig. 8.
A Reduced Shared, Ordered LI Pseudo-Kronecker
Decision Diagram created from this diagram is shown in

A LIPKT for blocks {a; b}; {c; d}; {e; f } to Example 5.3.
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FIGURE 9 A LI Shared and Ordered Pseudo-Kronecker Decision Diagram (SOLIPKDD) for blocks {a; b}; {c; d}; {e; f } to Example 5.3. It is drawn
with the expansion nodes substituted by their respective universal module circuits, in order to explain how the final circuit from Fig. 10 can be obtained
from such a diagram.

Fig. 9. To enable the reader to analyze the final solutions,
in this diagram we show the internal gate-level structure of
nodes corresponding to the expansions from Fig. 8.
The multi-level circuit obtained from the SOLIPKDD
after the propagation of constants is shown in Fig. 10.
Observe for instance the node with output signal g from
Fig. 9. It has two data inputs being constants 0, so it is
transformed to the gate-level circuit from Fig. 10.
The circuit is drawn in a way that enables the reader to
observe the effect of propagation of constants. Let us note,
that the two EXOR gates that have c and d as inputs can be
factored out, and also the two OR gates with c and d as
inputs can be factored, thus saving two gates. The threelevel LI PLA for the flattened SOLIPKDD (after
constants propagation) is shown in Fig. 11. Again, it can
be observed that several operators on variable pairs are
repeated, thus can be factorized, which would lead to a
circuit with less gates. But the PLA regularity would be
lost. Observe, that the regular array from Fig. 11 can be
directly mapped to fine grain FPGAs such as those from
Concurrent Logic/ATMEL [2], Motorola or Xilinx 6000

series. The circuit can also be easily mapped to any
architecture with 6-input lookup tables.
From now on, we will assume that each block has only
two variables. The respective representations will be
called Double-variable LI trees, Double-variable
Decision Diagrams, and Double-Variable LI Forms,
respectively. Although in this paper we discuss LI
diagrams for only two variables in each block, all
concepts and algorithms can be expanded to blocks of
arbitrary size, but the algorithms would become less
efficient. Also, in this paper we will consider the LI
circuits designed according to Definition 7 (we developed
also similar methods for the circuits realized using
Definition 8).

ALGORITHMS FOR THE GENERATION OF
SOLIKDDS AND SOLIPKDDS
Now, that the concept of SOLIKDDs and SOLIPKDDs
and the methods for their creation have been explained, we
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FIGURE 10 A multi-level circuit to Example 5.3 obtained from the LI Shared and Ordered Pseudo-Kronecker DD after substituting circuits of
universal modules to nodes of the diagram and propagation of constants.

will turn to generating trees with good expansion type
selections for their nodes. We will outline the general
algorithms and in the next sections we will discuss
approaches to the most important step of selecting the
expansion polarities for levels or for individual nodes of LI
diagrams. In our considerations, for multi-output functions the algorithms will generate a shared diagram (a
Directed Acyclic Graph or DAG) which can be in
particular case a forest of trees.

FIGURE 11 A three-level LI PLA for Example 5.3 obtained from the
SOLIPKDD from Fig. 9. Large circles denote two-input gates. Small
cross in a circle denote an OR gate, and large cross an EXOR gate. Small
circle in the large circle denotes an AND gate, and small circle outside
large circle denotes an invertor.

Property 1 In case of SLIKDDs, the order of blocks in
the expansions has no influence on the cost of the flattened
form that would be found from this diagram.
The same property exists for Kronecker DDs, where the
order of expansion variables does not influence the cost of
Kronecker expressions obtained from their flattening.
Therefore, the minimum form can be found by
investigating all LIKDDs for arbitrary order of blocks.
In contrast, it is not so for the pseudo-Kronecker LI
representations, for which all possible permutations of
blocks should be calculated in order to find the minimum
LI Pseudo-Kronecker Form, thus running the algorithm
repeatedly for all possible orders of blocks. Which is,
however, not practical for large functions.
While creating a multi-output function of LIKT, the
diagrams for all single-output functions are created
together, level-by-level from their roots (outputs). In
every level, all possible expansions of a block are applied
(or some of their subsets) in order to select the best one.
Each level of the multi-output diagram corresponds to a
block with two elements. Thus, for a two-variable block,
the total of 840 nonsingular expansions are generated in
the exhaustive method which will be described in “Basic
principles of efficient algorithms for the selection of the
best nonsingular expansion polarity” section. While
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calculating the cost function for each expansion, the total
cost of nodes of the next level is calculated as the sum of
costs of every node in the next level. The best
expansion found by the “Polarity Selecting Algorithm”
for a level is next applied to all nodes from the level of the
multi-output diagram. The next-level nodes that correspond to the same Boolean function are combined to
single nodes.
The local optimization algorithm to create the
SOLIKDD for multi-output function is the following.

Algorithm 1. Generation of the SOLIKDD for
Multi-output Function
1. The set of input variables is partitioned to pairs and
single elements (several variable pairing algorithms
are known from the literature). In examples below,
it is assumed here that all blocks have two elements.
Make an ordered list of blocks.
2. Take the first block.
3. Use one of the algorithms from the next section to
calculate the best polarity of the expansion for this
level of the diagram. Single polarity definition is used
for polarity creation.
4. Apply this expansion to all nodes from this level,
combine all the isomorphic nodes at the next level
(tautology check-see Definition 4).
5. Repeat steps 3 and 4 for all remaining blocks from the
list of blocks.
This algorithm is a straightforward generalization of the
algorithm from Ref. [42]. We do not discuss the variable
pairing and variable ordering problems. The algorithm can
also be easily further extended to incompletely specified
multi-output functions and to diagrams with inverted
edges. Because of a variety of applications, we developed
several algorithms to be used in step 3. They are
exhaustive or not, for complete and incomplete functions,
and for either all nonsingular expansions or only for some
of their subfamilies.
The algorithm to create the SOLIPKDDs is very similar
to the one presented above. The only difference is in step
3. At each level, the best expansions for each intermediate
function (each node of the SOLIPKDD) are chosen
separately. So at every level of the diagram, any
combination of expansion-node types becomes now
possible. These diagrams are no longer canonical, so
they cannot be used for function representation in
verification processes, but are applicable in circuit
synthesis. This way the Local Optimization SOLIPKDD
Algorithm for Pseudo Diagram is created (not presented
here), which finds the best expansion polarity. The
difference is that in the Local Optimization SOLIKDD
Algorithm, the search is among all polarities for all nodes
of the level of the tree together, and for SOLIPKDD the
search is performed among all polarities but for each
node of the level separately.

BASIC PRINCIPLES OF EFFICIENT
ALGORITHMS FOR THE SELECTION OF THE
BEST NONSINGULAR EXPANSION POLARITY
The most difficult step of the LIDD generation algorithms
is how to choose a good polarity. In this section, we
consider that problem and propose a solution. Of course,
in general one can select any particular polarity of a
nonsingular expansion and next create a diagram for these
expansion types. Also, one can create a prespecified
Multi-Output Polarity List and next expand according to
it (Such list described polarities for variables in a format
shown in “Linearly independent decision diagrams and
forms” section). The function representation could be thus
calculated for these expansion types as it was illustrated in
“The nonsingular expansion” section. If there exists a fast
transform, it should be applied, instead of inverting matrix
M [7]. However, the quality of such an approach cannot be
very good because of the random nature of selecting these
polarities (Observe that this is an analogous problem as the
one known by the name “polarity selection problem” in
the area of Functional Decision Diagrams and Fixed
Polarity Reed – Muller Forms. It is, however, more
difficult to solve in LI logic, because there are many
more polarities). Therefore, other methods for finding
good expansions must be looked for, unless for some
reasons the good polarities can be guessed. Let us then
look again to the Reed –Muller logic for an analogy.
One of the interesting and popular concepts of Reed –
Muller logic are the butterfly diagrams that allow to
create all Fixed Polarity RM expansions by transforming
iteratively the function under optimization from one
polarity form to another polarity form, and doing this just
by incremental exoring of some terms from the forms.
This way, all forms of certain type are systematically created
without even creating their matrices M and without
calculating their inverse matrices M 21 : Gray-code ordering
of polarities is usually used. In another similar approach, we
applied the concept of Gray-code ordering of all GRM
polarities in an algorithm to find the exact minimum GRM
form [47]. Below we will demonstrate that such methods are
also applicable to LI logic.
Property 2 In matrix M, as well as in matrix M 21 ; any
column can be replaced by a linear combination of itself
with other columns and the matrix remains nonsingular,
thus it is a base of a new expansion.
On the basis of Property 2, a new polarity expansion can
be obtained using the Basic Rule (BR), given below, to
certain selected columns (i.e. basis functions).
Property 3
Rule BR:

Given is the following rule.

f 1 ðx1 ; x2 ÞSF 1 ðx3 ; . . .; xn Þ%f 2 ðx1 ; x2 ÞSF 2 ðx3 ; . . .; xn Þ
¼ ½f 1 ðx1 ; x2 Þ%f 2 ðx1 ; x2 ÞSF 1 ðx3 ; . . .; xn Þ%f 2 ðx1 ; x2 Þ
 ½SF 1 ðx3 ; . . .; xn Þ%SF 2 ðx3 ; . . .; xn Þ
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FIGURE 12 An initial segment of a Butterfly Diagram to create
nonsingular expansions for all LI functions of a,b.

where f1(x1,x2) and f2(x1,x2) are arbitrary LI function, and
SF1(x3,. . .,xn) and SF2(x3,. . .,xn) are corresponding to them
data input functions (DI functions). Any nonsingular
expansion formula can be obtained by a repeated
application of Rule BR to pairs of LI and DI functions:
½f 1 ðx1 ; x2 Þ; f 2 ðx3 ; . . .; xn Þ; ½f 3 ðx1 ; x2 Þ; f 4 ðx3 ; . . .; xn Þ:
This way, rule BR describes simultaneous EXOR-ing of
columns in matrix M and corresponding columns in M 21.
(It is easy to verify that this rule is true, using simple
Boolean manipulation and comparing its left and right
sides). Observe, that although rule BR assumes pairs of
variables in functions f1 and f2, it is a general synthesis rule
for functions with arbitrary numbers of variables.
By repeated applications of rule BR all possible
expansions can be found starting from one initial
expansion, the canonical SOP/ESOP expansion with
disjoint cofactors as basis functions. The methods based
on the rule BR will be therefore a fundament of several
very general optimization methods of LI logic. But a
question remains. “Which pairs of columns to select and
how long to continue the application of rule BR?”

Find all nonsingular expansions for a function. This
problem is important theoretically because it is a
generalization of problems such as “find the best
FPRM form”, or “find the best KRM form”, which
are classic problems in RM logic. It should be solved

in order to create exact algorithms and enumerate all
best solutions. However, practically this approach is
of less importance, since the number of all
nonsingular expansions is very high.
To find not all but as many as possible sequences of
nonsingular expansions, but such sequences that can
be created in very efficient way. This would allow to
create efficient multi-level minimizers for those
function bases that correspond to some sets of
nonsingular expansions for which such sequences
can be found.
To find all nonsingular expansions for some limited
special families of expansions (such families are
defined by matrices M having some special properties). This is exactly the approach developed by
many researchers for past 40 years in Reed – Muller
logic (AND/EXOR logic), which is a proper subset
of the general LI Logic. For instance, this was done
for Fixed Polarity RM forms, and Kronecker RM
forms, which restrict basis functions to ANDs of
certain sets of literals. Also, we proposed different
families of special functions for the general LI logic
as well [7,23,24,26,35]. They are of interest to create
highly regular PLA-like structures with short
connections for submicron technologies. There
exist classes of expansions which are practical for
synthesis using Fine Grain FPGAs, but for which fast
transforms do not exist. Many fast transforms were
identified for various LI classes [7], unfortunately for
some of them the applications are not yet known to
us. For all these special families, we would be able
now to build butterfly diagrams based on rule BR.
Our future research goal is to find such families with
some interesting and useful properties.

From the point of view of A2 and A3 above, another
important observation is that until now, the following
classes of LI subfamilies have been of interest in general
LI Logic:
C1

C2

These are the possible approaches in LI logic to find
good (best) expansions based on rule BR.
A1
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C3

Those for which both fast forward and fast inverse
recursive transforms exist [7]. This is the easiest
class of families to create efficient algorithms based
on butterfly concepts. The open problem however
remains; “is this a practically useful class for current
technologies and gate libraries?” We plan to
investigate the properties of circuits created using
the approach from Ref. [7].
Those for which only the fast forward recursive
transforms exist. This is a wider class than class
C1, so there exists a better chance that such
transforms exist for the interesting families of
expansions. Similar research plans as in C1 can be
formulated.
Families that are important practically, such as those
used in Generalized AND/OR/EXOR PLAs and can
be mapped to Motorola, ATMEL or XILINX Fine
Grain FPGAs and other FPGAs. Even if general
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respective Kmaps to illustrate clearly the principle of
this method.
Thus, the first row corresponds to expansion on standard
cofactors:
 aby%abz%ab

abx%
n

FIGURE 13 The Kmap to explain the operation of the Non-Exhaustive
Polarity Selection Algorithm.

C4

solutions will be not found, it is worthy to find
specific solutions for limited number of input
variables in a block, for instance for two or three
variables.
The family of all nonsingular expansions. Even
for two variables, this family includes very many
expansions that have no fast recursive transforms.

Points A1 –A3 and C1 – C4 above delineate a large body
of theory and algorithms that can be developed for various
special applications of LI logic. The next two sections will
illustrate two approaches based on the butterfly diagram
concepts.

EXHAUSTIVE ALGORITHM BASED ON THE
PRE-COMPUTED BUTTERFLY DIAGRAM FOR
COMPLETELY SPECIFIED FUNCTIONS
Even if in general there exists no recursive method to
define a universal Butterfly-like diagram for an arbitrary
LI matrix or if such a method is not known, a generator of
a specific diagram can be created once for all for a set of
variables with certain selected cardinality and for any
given set of expansion polarities. This pre-computed
diagram can be stored in the computer memory, and next,
it can be applied to a given function to calculate all
respective expansions together with their costs. We will
call this a “pre-computed Butterfly diagram”. It can be
used to find the best polarity for a block in the Algorithm
1. The algorithm goes through all polarities, calculates
the cost of each circuit corresponding to the polarity,
and returns the polarity with the minimum cost. As
an example, let us discuss the method applied to a
single-output function Fðx1 ; x2 ; x3 ; . . .xn Þ ¼ Fða; b; c; . . .Þ:
The set of all polarities is created as levels (rows) in a
butterfly-like diagram from Fig. 12(for the lack of space,
only first few levels are shown). Small k-maps correspond
to some LI functions f ðx1 ; x2 Þ ¼ f ða; bÞ and functions
x(x1,x2,. . ., xn), y(x1,x2,. . .,xn), z(x1x2,. . .,xn), n(x1,x2,. . .,x2)
correspond to the original cofactors x ¼ Fa¼0,b ¼ 0 ¼
¼ Fa¼0,b ¼ 0 ¼ SF00(x3,. . .,xn), y ¼ SF01(x3,. . .,xn), z ¼
SF10(x3,. . .,xn), n ¼ SF11(x3,. . .,xn). (see the top row of
the diagram). EXOR-ing the LI functions according to
BR rule is shown here graphically on Karnaugh maps.
EXOR-ing of the respective DI functions is shown
on formulas that stand on the right sides of the

with
cost ¼ 8 þ costðxÞ þ costðyÞ þ costðzÞ þ costðvÞ;
where costðxÞ is a literal cost (complexity, total number
of literals) of functions x in the expansion, etc.
The second row is:
 aby%az%abðz%vÞ
abx%
with cost ¼ 7 þ costðxÞ þ costðyÞ þ costðzÞ þ costðz%nÞ;
where costðz%vÞ is a cost of function z%v and is
calculated only once, together with function z%v:
Comparison of expansion formulas from the first and
second rows shows clearly how the second expansion
formula is created from the first one by applying rule BR
to the last two columns:

abz%abv
) az%abz%abv ¼ az%abðz%vÞ
where z%v ¼ zðx1 ; . . .; xn Þ%vðx1 ; . . .; xn Þ is a new function
calculated by EXORing functions z and v.
While applying the BR rule, the simplification rule
X%X ¼ 0 is used as well. For instance, it can be observed
that, between rows 4 and 5 in Fig. 12, the law
ðx%yÞ%ðy%zÞ ¼ ðx%zÞ is applied. In addition, the DI
functions SF i ðx3 ; . . .; xn Þ are repeating in the EXOR
formulas in the levels of the diagram and do not have to be
computed repeatedly in the diagram, whenever their
EXOR formulas such as x%z%v are created. Thus, the
generator of the diagram for all nonsingular
expansions for pairs of variables can be created once
and stored in the memory. The generator for the part
shown in Fig. 12 is:
REPEAT 2 times {BR(col3,col4),BR(col2,col3),
BR(col1,col2)}
Next, the values of EXOR-sums of subsets of functions
f i ðx3 ; . . .; xn Þ which are calculated one for the given
function Fðx1 ; . . .; xn Þ; can be just inserted for any
particular initial cofactors also calculated only once.
Thus the number of executions of EXOR operation on
subsets of cofactors
xðx1 ; x2 ; . . .; xn Þ; yðx1 ; x2 ; . . .; xn Þ; zðx1 ; x2 ; . . .; xn Þ;
vðx1 ; x2 ; . . .; xn Þ
is essentially decreased, because all repeated EXOR-ings
have been now supressed. To obtain high speed of the
EXOR-ing operation, the cofactors can be represented as
BDDS, KFDDS, cube arrays, bit sets, or using any other
efficient representation. Observe that because of generality of BR rule, this method can be applied with no
change to functions of arbitrary size and only functions
x, y, z and v represented by BDDs, will have more
variables.

DECISION DIAGRAM

49

FIGURE 14 The initial segment of the calculation of the levels of the Butterfly for an incompletely specified function in the Non-Exhaustive Polarity
Selection Algorithm. Arrows show the selection of columns for BR rule.

NON-EXHAUSTIVE ALGORITHM BASED ON
DYNAMIC CREATION OF BUTTERFLY
DIAGRAM FOR INCOMPLETELY SPECIFIED
FUNCTIONS
While the algorithm from “Exhaustive algorithm based on
the pre-computed butterfly diagram for completely
specified functions” section can be applied to find the
minimum cost expansion for small completely specified
functions, below we will explain a faster approximate
algorithm, similar to the Exhaustive Algorithm, for finding
a good expansion for multi-output functions. It works
especially efficiently with strongly unspecified functions.
The first observation is that the operations of EXOR-ing
on functions f i ðx3 ; . . .; xn Þ can be done on incompletely
specified functions as well. It must be, however, taken into
account, that when a do not care value “ 2 ” is EXOR-ed
with a constant, the values of x and x%y become
constrained. It means that if x ¼ 2 and y ¼ 0 then the
same value should be taken for x and x%y; which means, 0
for both, or 1 for both. The choice of any of these two
possibilities is arbitrary, but it is not possible to just write
do not care symbols as x and x%y; because this would
mean the possibility of selecting 0 for one of those do not

cares, and 1 for another do not care in next stages.
Similarly if x ¼ 2 and y ¼ 1 then the opposite values
should be taken for x and x%y; which means 0 for x and 1
for x%y; or 1 for x and 0 for x%y: In all other cases
the values are not constrained and the standard rules
0%0¼1%1 ¼ 0,1%0 ¼ 1,1% 2 ¼ 20% 2 ¼ 2% 2 ¼
2 should be taken. These rules are used for EXORing any
functions, otherwise the application of BR is the same as in
“Exhaustive algorithm based on the pre-computed
butterfly diagram for completely specified functions”
section.
To illustrate the operation of this Approximate
Algorithm, assume function f ða; b; c; dÞ from Fig. 13.
The calculation of the first few levels of the butterfly
diagram is shown in Fig. 14. The square Kmaps
correspond to LI functions and the long-width rectangles
to the data functions SF i ðx3 ; . . .; xn Þ (in this particular case,
the data functions are SF i ðc; dÞ). In the top row of the
diagram the rectangular Kmaps correspond to the
cofactors with respect to variables a, b of the map from
Fig. 13 (i.e. to the rows of the Kmap).
In contrast to the algorithm from “Exhaustive algorithm
based on the pre-computed butterfly diagram for
completely specified functions” section, in this algorithm,
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FIGURE 15 Part of a diagram showing setting of individual basis functions in universal modules.

the levels are not pre-computed, but the rule BR is applied
to the dynamically selected pairs of functions (i.e. pairs of
columns). At every level, the selection is done in such a
way that, using the above EXOR-ing rules for incomplete
functions within Rule BR, as many as possible of the
functions SF i ðx3 ; . . .; xn Þ (the long rectangles) will have
only symbols 0 and -, which means, as many as possible of
these functions will be equivalent to function 0. In general,
when it is not possible to create zero-functions
SF i ðx3 ; . . .; xn Þ; the choices must be done in such a way
that the functions SF i ðx3 ; . . .; xn Þ will have the smallest
total cost. Observe that this algorithm can be used without
any modification assuming pairs of variables in nodes, but
arbitrary total number of variables.
Concluding, the above non-exhaustive algorithm to find
a good expansion does not visit all possible LI polarities to
select the best one but terminates when the curve of best
solution cost until now versus the solution number
becomes flat for a prespecified number of generated
solutions. This value is selected experimentally. The
quality of the final solution may suffer, but the algorithm
becomes much faster. Using this algorithm in step 3 would
allow the SOLIKDD generating Algorithm 1 from
“Algorithms for the generation of SOLIKDDS and
SOLIPKDDS” section to be applied to larger functions.

CONCLUSIONS
We introduced new concepts of LI Decision Diagrams and
shown that they include previously known BDDs, KFDDs
and other diagrams. We expect that the LI Decision
Diagrams, LI PLAs and LI factorized circuits will find
application in Boolean function representation and
multi-level logic synthesis with arbitrary gates
(AND/OR/EXOR base). The presented methods can be
applied to both completely specified and incompletely
specified functions; single-, and multi-output. Both
Kronecker-like and Pseudo-Kronecker-like generalizations have been shown. Further generalization to Free
LI, Forms and DDs are also possible along the line of the
approach to free diagrams presented in [13]. Generalizations to Mixed, Ordered, Free and other LI representations following the methods presented in Ref. [29] are
also possible.
This paper opens several new interesting research
questions in LI Logic. A particularly important open
problem is to define generic recursive butterfly diagrams
to create all expansion polarities of certain practical types
and for arbitrary numbers of variables. A very practical
application of the methods presented and outlined here is
for the optimization of various types of lattice diagrams
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[14,17,19,25,31,32], such as regular lattices with two,
three and especially four inputs/outputs from a node. All
methods can be applied to new Xilinx FPGAs, as well as
to similar lookup-table architectures. The new representation and algorithms developed in this paper can be used
in the first stage of logic synthesis — the “technology
independent, EXOR synthesis” phase, which is next
followed by the “EXOR-related technology mapping”
[10,35,38,42,46], not discussed here.
We have programmed the algorithms to create SOLIPKDDs and related lattice diagrams and we obtained
circuits of small sizes, regular layouts, predictable timing
and high testability for functions with tens of inputs and
outputs, [18]. Figure 15 shows a regular layout generated.
The advantage of our multi-level synthesis method
versus standard approaches for fine grain FPGAs is that
our method produces netlists with short and regular
connections, which simplifies the phase of technology
mapping, placement and especially routing. Our circuits
are also highly testable [33,34,46 –48]. None of the known
approaches has these desirable attributes. The algorithm
complexity issues and the discussion of experimental
results for FPGA mapping and regular layouts will be
discussed in a separate paper.
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